


FIG. 13

14/16

the diff between
the expected signal value
and the actual output value

computer for
updates filter



800

Adaptive Filter

data register

810
page 32 lines 18-23

2/10/11


FIG. 8
PRIOR ART

9/16

15/16

confidence #

FIG. 14



*2-1-15
17-20*






FIG. 12






Estimate the symbol stream

Use the feedback to minimize error propagation

FIG. 11

1/16



2/16




FIG. 2
PRIOR ART

3/16

Interleaved mapping




FIG. 3
 PRIOR ART




FIG. 5A
PRIOR ART

Systematic

obj
420
4/16

multiplexer




FIG. 4
PRIOR ART

at any symbol period set up for the four possible code states.

460
0 0 0 1 1 1 1 1

Rate 1/2
1 bit data registers





FIG. 4A
PRIOR ART

FIG. 6
PRIOR ART



6/16




FIG. 5B
 PRIOR ART

Present state
 PS *Next state*
 NS

X1	D1 D0	D1 D0	Z1 Z0
0	0 0	0 0	0 0
0	0 1	1 0	0 1
0	1 0	0 1	0 0
0	1 1	1 1	0 1
1	0 0	0 1	1 0
1	0 1	1 1	1 1
1	1 0	0 0	1 0
1	1 1	1 0	1 1

FIG. 5C
 PRIOR ART

8/16

RX




FIG. 7
PRIOR ART

10/16




FIG. 9

11/16




FIG. 10